Commit Graph
89 Commits
Author SHA1 Message Date
octagonal c0b4311458 Ups frequency to 80Mhz : unstable behaviour 2025-11-16 16:45:00 +01:00
octagonal dbe0a488f3 Corrects Clint module, and adds rust clint debugger 2025-11-16 15:24:34 +01:00
octagonal c8e60179ee Adds simple README.md 2025-11-16 12:25:42 +01:00
octagonal 4955f9b952 Gets rust running rv64iM 2025-11-16 12:19:49 +01:00
octagonal 674c399ef6 Adds sample rust program 2025-11-15 02:11:00 +01:00
octagonal ae0e33132e Increases vivado max threads to 12 2025-11-15 01:33:21 +01:00
octagonal cfce066cd7 Modifies test slightly because now RAM is relocated to 0x10000 2025-11-15 01:26:49 +01:00
octagonal e35f2a4242 Corrects critical mistake where core tried to bypass even if previous instruction did not write-back 2025-11-15 00:57:59 +01:00
octagonal 0c377a1380 Adds a way to simulate the programs with spike, to compare PCs and debug 2025-11-15 00:57:30 +01:00
surv e55c3fde14 Reduces LUT needed by mul extension 2025-11-14 19:08:41 +01:00
octagonal ca03b29774 Rust character drawing 2025-11-14 09:58:58 +01:00
octagonal d8596b2247 Rust character drawing 2025-11-14 09:57:42 +01:00
surv f5d8c77d06 Improves test for jumps 2025-11-14 08:55:07 +01:00
octagonal 6bbecc252e Merge branch 'main' of gitlab.ensimag.fr:thillarj/FMN_2526S1_thillarj_chaboisa 2025-11-13 16:54:22 +01:00
octagonal 84569017c8 Corrects critical mistake in JAL, corrects VgaIp 2025-11-13 16:53:04 +01:00
surv 823f4ed43c Merge branch 'rust' 2025-11-13 10:41:19 +01:00
surv 1d0aa7db4b Fixs merge conflict with word mode 2025-11-13 10:35:17 +01:00
surv 780da5b6d2 Merge branch 'main' into rv64im 2025-11-13 10:28:22 +01:00
surv 7bc23ce211 Starts adding fontplate for VGA 2025-11-13 10:26:37 +01:00
octagonal 355c700efe Merge branch 'main' of gitlab.ensimag.fr:thillarj/FMN_2526S1_thillarj_chaboisa 2025-11-13 10:13:53 +01:00
octagonal 3958a6ad8f Adds verilator flags (seemingly not working) 2025-11-13 10:13:23 +01:00
octagonal 470445c441 Merge branch 'rv64i' of gitlab.ensimag.fr:thillarj/FMN_2526S1_thillarj_chaboisa into rv64i 2025-11-13 09:49:37 +01:00
octagonal 030149cbea Rv64i : passing test 2025-11-13 09:49:18 +01:00
surv c8cd44974f Fixs JALR instruction 2025-11-13 09:01:54 +01:00
surv 3044a54a09 Add registers in rust 2025-11-12 23:51:16 +01:00
surv 8326c1f169 Starts adding rust in the toolchain 2025-11-12 22:05:25 +01:00
octagonal 7bb8b993ae Implements (mostly untested) rv64i) 2025-11-12 18:02:14 +01:00
surv 02fcf5ee2c Merge branch 'rv64i' into rv64im 2025-11-12 12:22:34 +01:00
octagonal 8ac17f20fe Cleans up control unit 2025-11-12 11:58:49 +01:00
octagonal 992cf37b92 Moves control unit ops to separate files 2025-11-12 11:53:28 +01:00
surv cfacd6a9fc rv64im: passing tests 2025-11-12 11:50:09 +01:00
surv 7a1221b16e Merge branch 'rv64i' into rv64im 2025-11-11 19:17:46 +01:00
surv f9cbcaf20f Add BSwitch macro and update gtkwave config 2025-11-11 19:12:12 +01:00
surv 8cff4de02e Adds extension M instructions: not tested 2025-11-11 13:10:19 +01:00
octagonal 4c967431ed Adds a test for load immediate (li) pseudo instruction
This makes sure the other tests can build upon a sane base
2025-11-11 11:05:05 +01:00
octagonal 297562766c Adds addiw instruction, all tests passing 2025-11-10 22:07:15 +01:00
octagonal 9daa296892 Lays groundword for Rv64i extension
Some base files had to be modified to support 64-bit architecture
as well as the Makefile to load 64-bit words into memory
2025-11-10 16:38:40 +01:00
surv d225894765 Required values in tests can be splitted on several lines 2025-11-10 11:19:40 +01:00
surv cbfd806444 Merge branch 'main' of gitlab.ensimag.fr:thillarj/FMN_2526S1_thillarj_chaboisa 2025-11-09 19:47:51 +01:00
surv 15d9707571 Writes reg(31) on x31 when running on the board 2025-11-09 19:47:05 +01:00
octagonal 03e315903e Implements sub: passing tests 2025-11-09 18:33:12 +01:00
surv 441f665d34 Stage 12: passing tests 2025-11-09 18:23:24 +01:00
octagonal 603a1ac54a Stage 11: Passing tests 2025-11-09 17:48:18 +01:00
surv 4018f69f65 Stage 10: passing tests 2025-11-09 15:35:42 +01:00
surv 5c05d0b3e5 Fix makefile 2025-11-09 13:45:44 +01:00
surv ec60da2be3 Merges upstream 2025-11-08 18:57:55 +01:00
surv 60d57b69bf Stage 10: test not passing 2025-11-08 18:56:19 +01:00
surv 43a11c865b Stage 10: not tested 2025-11-07 18:37:58 +01:00
octagonal 036f432d76 Stage 9: Full implemntation + passing tests 2025-11-07 18:03:45 +01:00
octagonal 2117f8155e Merge branch 'main' of gitlab.ensimag.fr:thillarj/FMN_2526S1_thillarj_chaboisa 2025-11-07 17:04:37 +01:00