 octagonal
|
030149cbea
|
Rv64i : passing test
|
2025-11-13 09:49:18 +01:00 |
|
|
octagonal
|
7bb8b993ae
|
Implements (mostly untested) rv64i)
|
2025-11-12 18:02:14 +01:00 |
|
|
octagonal
|
8ac17f20fe
|
Cleans up control unit
|
2025-11-12 11:58:49 +01:00 |
|
|
octagonal
|
992cf37b92
|
Moves control unit ops to separate files
|
2025-11-12 11:53:28 +01:00 |
|
|
octagonal
|
4c967431ed
|
Adds a test for load immediate (li) pseudo instruction
This makes sure the other tests can build upon a sane base
|
2025-11-11 11:05:05 +01:00 |
|
|
octagonal
|
297562766c
|
Adds addiw instruction, all tests passing
|
2025-11-10 22:07:15 +01:00 |
|
|
octagonal
|
9daa296892
|
Lays groundword for Rv64i extension
Some base files had to be modified to support 64-bit architecture
as well as the Makefile to load 64-bit words into memory
|
2025-11-10 16:38:40 +01:00 |
|
|
octagonal
|
03e315903e
|
Implements sub: passing tests
|
2025-11-09 18:33:12 +01:00 |
|
|
octagonal
|
603a1ac54a
|
Stage 11: Passing tests
|
2025-11-09 17:48:18 +01:00 |
|
|
octagonal
|
036f432d76
|
Stage 9: Full implemntation + passing tests
|
2025-11-07 18:03:45 +01:00 |
|
|
octagonal
|
2117f8155e
|
Merge branch 'main' of gitlab.ensimag.fr:thillarj/FMN_2526S1_thillarj_chaboisa
|
2025-11-07 17:04:37 +01:00 |
|
|
octagonal
|
a897778605
|
Modifies alu for branching instructions
|
2025-11-07 17:04:05 +01:00 |
|
|
octagonal
|
ea211d8a74
|
Reduces CPU cycles to 2 clock cycles for faster testing/simulation
|
2025-11-07 15:34:08 +01:00 |
|
|
octagonal
|
e83e7c11c1
|
Stage 8: all tests passing
|
2025-11-07 15:27:15 +01:00 |
|
|
octagonal
|
c88662403e
|
Attempts to implement jalr, test not passing
|
2025-11-07 13:37:46 +01:00 |
|
|
octagonal
|
3828850dd6
|
Use nproc for parallel testing
|
2025-11-07 12:11:29 +01:00 |
|
|
octagonal
|
3761077b84
|
Merges build.sc
|
2025-11-07 12:03:27 +01:00 |
|
|
octagonal
|
479526a0fb
|
Adds parallel testing
|
2025-11-07 12:02:17 +01:00 |
|
|
octagonal
|
0e991583b9
|
Changes binary notation in ControlUnit to make formatter happy
|
2025-11-07 10:41:09 +01:00 |
|
|
octagonal
|
1adf33810f
|
Add .csv to .gitignore
|
2025-11-07 10:38:39 +01:00 |
|
|
octagonal
|
47d290c5c2
|
Adds more vivado logs to .gitignore
|
2025-11-07 10:37:44 +01:00 |
|
|
octagonal
|
a9790209fa
|
Adds .rpt from gitignore to remove vivado logs
|
2025-11-07 10:35:57 +01:00 |
|
|
octagonal
|
c2c16d9672
|
Stage 7: Register to register operations, all tests passing
|
2025-11-06 19:02:42 +01:00 |
|
|
octagonal
|
1c829366de
|
Implements stage 6: tests passing
|
2025-11-06 18:38:32 +01:00 |
|
|
octagonal
|
2779471523
|
Stage 6: implementation, untested
|
2025-11-06 16:18:01 +01:00 |
|
|
octagonal
|
5df85799ef
|
Stage 4: Implements auipc
|
2025-11-05 18:40:27 +01:00 |
|
|
octagonal
|
7956338fbc
|
Stage 1 + removes hardcoded paths
|
2025-11-04 15:41:33 +01:00 |
|
|
octagonal
|
5fa7f8949f
|
Merge branch 'main' of gitlab.ensimag.fr:archi/FMN_projet
|
2025-11-04 14:47:13 +01:00 |
|