mwa/bisare_sim_rs
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
9 Commits 1 Branch 0 Tags
c7ce6f6e69117bfe48c17e3614dcd62c339235fe
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Mwa c7ce6f6e69 fixed imediate sign watching wrong byte
2026-03-10 11:32:20 +01:00
src
fixed imediate sign watching wrong byte
2026-03-10 11:32:20 +01:00
.gitignore
Initial commit
2026-03-06 19:27:37 +00:00
Cargo.lock
re-added default winit features
2026-03-06 22:14:44 +01:00
Cargo.toml
re-added default winit features
2026-03-06 22:14:44 +01:00
LICENSE
Initial commit
2026-03-06 19:27:37 +00:00
README.md
Update README.md
2026-03-06 21:18:53 +00:00
rust-toolchain.toml
mul/div instruction and nightly toolchain
2026-03-09 18:05:07 +01:00
sim_rs.tar.xz
re-added default winit features
2026-03-06 22:14:44 +01:00

README.md

bisare_sim_rs

Un petit simulateur de processeur pour les cours de L3 de l'ENS de Lyon

usage: cargo run --release path_to_bin

Reference in New Issue View Git Blame Copy Permalink
Description
Un petit simulateur de processeur pour les cours de L3 de l'ENS de Lyon
Readme MIT 2.7 MiB
Languages
Rust 100%